

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Addease COMMISSIONER FOR PATENTS PO Box 1430 Alexandra, Virginia 22313-1450 www.webjo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/813,628	03/31/2004	Simon Knowles	66365-013	3813	
MCDERMOT	7590 10/14/2008 T, WILL & EMERY	EXAM	EXAMINER		
600 13th Street, N.W.			FRANKLIN, RICHARD B		
Washington, E	OC 20005-3096		ART UNIT	ART UNIT PAPER NUMBER	
			2181		
			MAIL DATE	DELIVERY MODE	
			10/14/2008	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Application No. Applicant(s) KNOWLES, SIMON 10/813.628 Office Action Summary Examiner Art Unit

		RICHARD FRANKLIN	2181				
	he MAILING DATE of this communication app	ears on the cover sheet with the c	orrespondence ad	ldress			
Period for R	eply						
WHICHE - Extension after SIX - If NO peri - Failure to Any reply	TENED STATUTORY PERIOD FOR REPLY VER IS LONGER, FROM THE MAILING by so dime may be available under the provisions of 37 CFR 1.53 of the provisions of the provi	TE OF THIS COMMUNICATION 6(a). In no event, however, may a reply be tim ill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONEI	I. lely filed the mailing date of this c (35 U.S.C. § 133).				
Status							
1)⊠ Re	Responsive to communication(s) filed on 27 May 2008.						
2a)⊠ Th	This action is FINAL. 2b) This action is non-final.						
3)☐ Sir	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
clo	sed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	3 O.G. 213.				
Disposition	of Claims						
4)⊠ Cla	aim(s) 1-29 is/are pending in the application.						
4a)	4a) Of the above claim(s) is/are withdrawn from consideration.						
5)□ Cla	5) Claim(s) is/are allowed.						
6)⊠ Cla	S) Claim(s) 1-29 is/are rejected.						
7) Cla	7) Claim(s) is/are objected to.						
8)□ Clá	aim(s) are subject to restriction and/or	election requirement.					
Application	Papers						
9)□ The	specification is objected to by the Examiner	•.					
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11)□ The	e oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form P7	ГО-152.			
Priority und	er 35 U.S.C. § 119						
	nowledgment is made of a claim for foreign All b) Some * c) None of:	priority under 35 U.S.C. § 119(a)	-(d) or (f).				
	Certified copies of the priority documents	have been received					
_	Certified copies of the priority documents		on No				
_	Copies of the certified copies of the prior			Stane			
0.2	application from the International Bureau	•	a in this realistic	Olago			
* See	the attached detailed Office action for a list of		d.				
Attachment(s)							
1) Notice of	References Cited (PTO-892)	4) Interview Summary	(PTO-413)				

Notice of Draftsperson's Patent Drawing Review (PTO-948)
 Information Disclosure Statement(s) (PTO/S5/05)

Paper No(s)/Mail Date 12/18/07,8/8/08.

Paper No(s)/Mail Date. ____ 5) Notice of Informal Patent Application 6) Other: ___

Art Unit: 2181

DETAILED ACTION

1. Claims 1 – 29 are pending.

Response to Arguments

Applicant's arguments filed 17 January 2008 have been fully considered but they are not persuasive.

Applicant argues that the prior art of record, US Patent No. 6,725,357 (hereinafter Cousin), does not teach the decode unit detecting if the instruction packet defines at least two control instructions or a plurality of instructions one or more of which is a data processing instruction, and wherein when the decode unit detects that the instruction packet comprises at least two control instructions said control instructions are supplied to the first processing channel for execution in program order. However, the Examiner respectfully disagrees. Cousin teaches that each operation instruction fetched by the decoder is 128 bits in length which can comprise 8 instructions (Cousin; Col 4 Lines 41 – 46). Each pipeline of the system deals with a specific type of instruction (Cousin; Col 3 Lines 29 – 50), so therefore, in a case where more than one of the instructions are control instructions, the control instructions would be directed towards the pipeline which deals with that specific type of instruction. Therefore, every limitation of the claimed invention is taught by the prior art.

Application/Control Number: 10/813,628 Page 3

Art Unit: 2181

Information Disclosure Statement

 The information disclosure statement (IDS) submitted on 08 August 2008 is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner.

4. The information disclosure statement filed 18 December 2007 cited "Chinese Office Action issued in Chinese Patent Application No. CN 200500106607, mailed November 2, 1007." While the document has been presented to the Examiner, an translated copy or explanation of the documents relevance has not been submitted. Therefore, the reference has not been considered by the Examiner.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filled in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filled in the United States before the invention by the applicant for patent, except that an international application filled under the treaty defined in section 35′(a) shall have the effects for purposes of this subsection of an application filled in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

5. Claims 1-3, 7-10, 12, 14, 16-19, 21, 23, 25-26, and 29 rejected under 35 U.S.C. 102(e) as being anticipated by US Patent No. 6,725,357 (hereinafter Cousin).

As per independent claim 1, Cousin teaches a computer processor, the processor comprising: (a) a decode unit for decoding a stream of instruction packets

Art Unit: 2181

from a memory (Cousin; Figure 1, element 8 receiving instructions from element 2), each instruction packet comprising a plurality of instructions (Cousin: Col. 3, Lines 28 -31; "... a number..., of instructions..."); (b) a first processing channel (Cousin; Figure 1, elements EXU3 - EXU5: Examiner's note: it is clear by elements D-IDQ and A-IDQ that there exists two separate channels.) comprising a plurality of functional units (Cousin, Figure 3, elements 143, 114) and operable to perform control processing operations (Cousin: Col. 5, Lines 17 – 26, "branch circuitry..." etc.); (c) a second processing channel (Cousin; Figure 1, elements EXU1 - EXU2; Examiner's note: it is clear by elements D-IDQ and A-IDQ that there exists two separate channels) comprising a plurality of functional units (Cousin; Figure 3, elements DU0-1) and operable to perform data processing operations (Cousin; Col. 5, Lines 17 - 18); wherein the decode unit is operable to receive an instruction packet (Cousin; Col. 3, Lines 28 - 31) and to detect (Cousin; Col. 4, Lines 15 – 19) if the instruction packet defines (i) a plurality of control instructions (Cousin; Col. 4, Lines 19 - 22 "... address units...general unit...") or (ii) a plurality of instructions one or more of which is a data processing instruction (Cousin; Col. 4, Lines 19 - 22 "...data units..."), and wherein when the decode unit detects that the instruction packet comprises a plurality of control instructions said control instructions are supplied to the first processing channel for execution in program order(Cousin: Col. 4, Lines 15 - 19 and Col. 7, Lines 3 - 15; Examiner's note: Cousin discloses a macro instruction being decoded into multiple micro operations and being routed to the appropriate channels (beginning with queues D-IDQ, A-IDQ). It is clear from all of the cites in this paragraph that Cousin distinguishes between control

Art Unit: 2181

instructions (address and branch) and data instructions (essentially integer operations) as illustrated by the two separate datapaths shown in Figure 3. Cousin also teaches that program order is maintained).

As per claim 2, Cousin teaches the decode unit [being] operable to detect an instruction packet comprising three control instructions and control the control process to execute each of the three control instructions in the order in which they appear in the instruction packet (Cousin; Col. 4, Lines 57 – 60; Examiner's note: Since the instruction in the cite contains eight instructions and up to eight can be control instructions, it is clear that Cousin discloses the ability to decode three control instructions.).

As per claim 3, Cousin teaches the decode unit [being] operable to detect an instruction packet containing a plurality of control instructions of equal length (Cousin; Figure 2; Examiner's note: Figure 2 shows macroinstructions containing microinstructions of equal length.).

As per claim 7, Cousin teaches the decode unit [being] operable to detect when there is at least one data processing instruction in the instruction packet and, in response thereto, to cause relevant data to be supplied to the data processing channel (Cousin; Col. 4, Lines 15 – 19).

Art Unit: 2181

As per claim 8, Cousin teaches the decode unit being operable to detect that the instruction packet comprises at least one data processing instruction and a further instruction selected from one or more of." a memory access instruction; a control instruction; and a data processing instruction (Cousin; Col. 4, Lines 15 – 22; Examiner's note: It is clear from Figure 3, that the "address unit" and "general unit" are designed to handle control instructions and memory accesses.).

As per claim 9, Cousin teaches at least one data processing instruction and said further instruction are executed simultaneously (Cousin; Col. 3, Lines 10 – 13).

As per claim 10, Cousin teaches the second processing channel is dedicated to the performance of data processing operations (Cousin; Col. 3, Lines 37 – 39) and data processing instructions are provided in assembly language (Cousin; Col. 3, Lines 15 – 18; Examiner's note: It would have been common at the time of invention to require the macro-instructions to be written in assembly code as was a common standard at the time of invention.).

As per claim 12, Cousin teaches the first processing channel [comprising] units selected from one or more of." a control register file (Cousin; Figure 3, element 16; Col. 5, Lines 40 – 44); a control execution unit (Cousin; Figure 3, element 143); a branch execution unit (Cousin; Figure 3, element 114) and a load/store unit (Cousin; Figure 3, element 150; Col. 3, Line 60 to Col. 4, Line 4).

Application/Control Number: 10/813,628
Art Unit: 2181

As per claim 14, Cousin teaches the second processing channel [comprising] a data execution path including a fixed data execution unit (Cousin; Figure 3, element 133).

As per claim 16, Cousin teaches the fixed data execution unit [operating] according to single instruction multiple data principles (Cousin; Figure 3, elements 133; Examiner's note: Cousin discloses two execution units in parallel capable of acting in an SIMD manner.).

As per claim 17, Cousin teaches the data processing channel [comprising] one or more of a data register file (Cousin; Figure 3, element 12) and a load/store unit (Cousin; Figure 3, element 150; Col. 3, Line 60 to Col. 4, Line 4).

As per claim 18, Cousin teaches a single load/store unit [being] accessed by both the control processing channel and the data processing channel through respective ports (Cousin; Figure 3, element 150; Col. 3, Line 60 to Col. 4, Line 4).

As per claim 19, Cousin teaches the decode unit [being] operable to detect an instruction packet comprising at least one data processing instruction (Cousin; Col. 4, Lines 15 – 22), wherein the bit length of the at least one data processing instruction is between 30 and 38 bits (Cousin; Figure 2, GP32 instruction and VLIW instruction).

Art Unit: 2181

As per claim 21, Cousin teaches the decode unit [being] operable to detect an instruction packet comprising a data processing operation and a memory access instruction (Cousin; Col. 4, Lines 15 – 22; Examiner's note: It is clear from Figure 3, that the "address unit" and "general unit" are designed to handle control instructions and memory accesses and "data unit" able to handle data processing instructions).

As per claim 23, Cousin teaches the decode unit [being] operable to detect an instruction packet comprising a data processing instruction and a control processing instruction (Cousin; Col. 4, Lines 15 – 22; Examiner's note: It is clear from Figure 3, that the "address unit" and "general unit" are designed to handle control instructions and memory accesses and "data unit" able to handle data processing instructions).

As per claim 25, Cousin teaches wherein the decode unit is operable to detect a data processing instruction in assembly language (Computers all operate on the assembly language level).

As per independent claim 26, independent claim 26 is rejected as being the method performed by the apparatus in independent claim 1.

As per independent claim 29, Cousin teaches a computer readable medium bearing an instruction set for a computer including a first class of instruction packets

Art Unit: 2181

each comprising a plurality of control instructions for execution sequentially (Cousin; Col. 4. Lines 56 – 60: Examiner's note: Cousin allows for an instruction packet containing only control words.) and a second class of instruction packets each comprising at least a data processing instruction and a further instruction for execution contemporaneously (Cousin: Col. 4. Lines 56 - 60: Examiner's note: In the same cite. Cousin allows for differing types of operations "... in each p slot 0 and p slot 1 of either the data units DUO and DU1 or the address units AU0 and AU1/general unit GU."), said further instruction being selected from one or more of." a memory access instruction; a control instruction; and a data processing instruction (Cousin; Col. 4. Lines 15 – 22 and Col. 7, Lines 3 – 15; Examiner's note: It is clear from Figure 3, that the "address unit" and "general unit" are designed to handle control instructions and memory accesses and "data unit" able to handle data processing instructions. With regard to Col. 4. Lines 56 - 60, since an instruction packet can send instructions to each of these units simultaneously, it stands that there can be all three operations in one packet. Cousin also teaches that program order is maintained).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be needlived by the manner in which the invention was made.

Art Unit: 2181

 Claims 4 – 5, 11 are rejected under 35 U.S.C. 103(a) as being unpatentable over US Patent No. 6,725,357 (hereinafter Cousin) in view of US Patent No. 6,880,150 (hereinafter Takayama).

As per claim 4, Cousin teaches the limitations as stated in claim 3.

Cousin does not disclose detecting within an instruction packet a control instruction of a bit length between 18 and 24 bits.

Takayama teaches detecting within an instruction packet a control instruction of a bit length between 18 and 24 bits (Takayama; Col. 13, Lines 29 – 33).

The advantage of using control instructions that are between 18 and 24 bits in length (21 bits as disclosed by Takayama) would have been to allow control instructions to be executed even when other operations are performed in units of an integer number of bytes (Takayama; Col. 2, Lines 9 – 13). This advantage is desirable, as it would have increased execution speed of control instructions and thus the entire system. This advantage would have motivated one of ordinary skill in the art to modify the instruction set to accommodate a 21-bit control instruction as disclosed by Takayama within the processor disclosed by Cousin.

As per claim 5, Cousin and Takayama disclose the limitations as stated in claim 4.

Takayama further teaches detecting within an instruction packet a plurality of control instructions each having a bit length of 21 bits (Takayama; Col. 13, Lines 29 – 33).

Art Unit: 2181

The advantage of using control instructions that are 21-bits in length would have been to allow control instructions to be executed even when other operations are performed in units of an integer number of bytes (Takayama; Col. 2, Lines 9 – 13). This advantage is desirable, as it would have increased execution speed of control instructions and thus the entire system. This advantage would have motivated one of ordinary skill in the art to modify the instruction set to accommodate a 21-bit control instruction as disclosed by Takayama within the processor disclosed by Cousin.

As per claim 11, Cousin teaches the limitations as stated in independent claim 1.

Cousin does not disclose control processing operations [being] performed on operands up to a first predetermined bit width and the data processing operations [being] performed on data up to a second pre-determined bit width, the second pre-determined bit width being larger than the first pre-determined bit width.

Takayama teaches control processing operations [being] performed on operands, up to a first predetermined bit width and the data processing operations [being] performed on data up to a second pre-determined bit width, the second pre-determined bit width being larger than the first pre-determined bit width (Takayama; Col. 13, Lines 29 – 33; Examiner's note: Use of 21-bit and 42-bit instructions.).

The advantage of using control instructions that are 21-bits in length would have been to allow control instructions to be executed even when other operations are performed in units of an integer number of bytes (Takayama; Col. 2, Lines 9 – 13). This advantage is desirable, as it would have increased execution speed of control

Art Unit: 2181

instructions and thus the entire system. This advantage would have motivated one of ordinary skill in the art to modify the instruction set to accommodate a 21-bit control instruction as disclosed by Takayama within the processor disclosed by Cousin.

7. Claims 6, 22 and 24 are rejected under 35 U.S.C. 103(a) as being unpatentable over US Patent No. 6,725,357 (hereinafter Cousin).

As per claim 6, Cousin teaches the limitations as stated in independent claim 1.

Cousin does not explicitly disclose the decode unit [being] operable to receive and decode instruction packets of a bit length of 64 bits.

However, it would have been obvious to one of ordinary skill in the art at the time of invention that the length of the instruction packet could be modified to allow for a more standard length depending on which instruction set architecture is to be used, such as the 64-bit IA-64 ISA. Furthermore, Cousin does not limit the size of a packet as the only criterion for decoding is that the instruction be divisible by two or four. Thus it is clear that the size of an instruction is not the main focal point stressed by Cousin and therefore could be tailored to fit a certain instruction set more suited to a particular application.

As per claim 22, Cousin teaches the limitations as stated in independent claim 1.

Cousin does not explicitly disclose the bit length of said memory access instruction [being] 28 bits.

Art Unit: 2181

However, it would have been obvious to one of ordinary skill in the art at the time of invention that the bit lengths of instructions disclosed in Cousin are of little significance and the primary concern set forth by Cousin is merely the alignment of instructions within the packet (Figure 2). Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to utilize a smaller instruction size than 32 bits in the invention disclosed by Cousin with the goals of either saving space or adapting the invention to a customized standard. Furthermore, it would have been obvious to one of ordinary skill in the art at the time of invention that the size of an individual word is of no consequence given the words are still aligned properly as disclosed by Cousin.

As per claim 24, Cousin teaches the limitations as stated in independent claim 1.

Cousin does not explicitly disclose the decode unit [being] operable to detect a control processing instruction in C code or variant thereof.

However, it would have been obvious to one of ordinary skill in the art at the time of invention to enable a processor to support higher level languages, such as C, as the languages are easier to develop code in and are more commonly used to develop code in. Therefore, it would have been obvious to allow a user to utilize an easier language such as C to code control instructions.

Art Unit: 2181

 Claims 13 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over US Patent No. 6,725,357 (hereinafter Cousin) in view of US Patent No. 5,956,518 (hereinafter DeHon).

As per claim 13, Cousin teaches the limitations as stated in independent claim 1.

Cousin does not disclose the second processing channel [comprising] a data execution path including a configurable data execution unit.

DeHon does disclose a data execution path including a configurable data execution unit (DeHon; Col. 5, Lines 23 – 26).

The advantage of using a configurable data execution unit in place of a fixed execution unit would have been to allow greater flexibility for processing ability, as would have been known to one of ordinary skill in the art at the time of invention (DeHon; Col. 1, Lines 41 – 47). The idea of utilizing a programmable chip, such as an FPGA, would have been very common at the time of invention and furthermore, the benefits of reprogrammable processing to implement a variety of application specific functions would have been common at the time of invention. The advantage of using a configurable execution unit would have been to allow for a seemingly infinite amount of processing capability with a relatively low amount of chip space needed, as the programmable units could be reprogrammed if necessary. This advantage would have motivated one of ordinary skill in the art to utilize the programmable datapath ideas disclosed by DeHon in the invention disclosed by Cousin for the purpose of providing a more robust processor.

Art Unit: 2181

As per claim 15, Cousin and DeHon disclose the limitations as stated in claim 14.

Cousin does not disclose the configurable data execution unit [operating]

according to single instruction multiple data principles.

DeHon does disclose the configurable data execution unit [operating] according to single instruction multiple data principles (DeHon; Col. 5, Lines 23 – 26).

The advantage of using a SIMD architecture as disclosed by DeHon would have been to enable the processor disclosed by Cousin to more efficiently handle large quantities of data in parallel. Given the parallel nature of the processor disclosed by Cousin, it would have been obvious to one of ordinary skill in the art at the time of invention that an SIMD architecture would have further increased the data processing capabilities of a data processing execution unit. Furthermore, with the increasing use of DSP processors, a move to an SIMD architecture in the data execution channel would have enable one to utilize the processor disclosed by Cousin in a competitive nature with other DSP processors utilizing an SIMD architecture. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to use an SIMD architecture disclosed by DeHon within the data processing channel disclosed by Cousin for the purpose of increasing data throughput in an environment operating on large quantities of data.

Claim 20 is rejected under 35 U.S.C. 103(a) as being unpatentable over US
 Patent No. 6,725,357 (hereinafter Cousin) in view of "Variable Length Instruction

Art Unit: 2181

Compression for Area Minimization", Pila Simonen, Ilkka Saastamoinen, Jari Nurmi, 2003. IEEE (hereinafter Simonen).

As per claim 20, Cousin teaches the limitations as stated in claim 19.

Cousin further disclose the decode unit [being] operable to detect an instruction packet comprising at least one data processing instruction.

Cousin does not disclose a bit length of the at least one data processing instruction is 34 bits.

Simonen teaches a bit length of the at least one data processing instruction is 34 bits (Simonen; Section 3.1 ("Control Bits"), Lines 3 – 4.).

The advantage of utilizing a 34-bit data processing instruction would have been to reduce the amount of space needed to implement certain data processing instructions (Simonen; section 1, Lines 1 – 4; section 3.1, Lines 5 – 7). This advantage is desirable in the invention disclosed by Cousin as it would have increased the overall throughput of a processor. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to utilize the 34-bit control instructions as disclosed by Simonen with the goal of reducing processor execution time in the invention disclosed by Cousin.

 Claims 27 and 28 are rejected under 35 U.S.C. 103(a) as being unpatentable over US Patent No. 6,725,357 (hereinafter Cousin) in view of Andrew S. Tanenbaum;
 Structured Computer Organization, 1984; Pq. 10 – 11(hereinafter Tanenbaum).

Art Unit: 2181

As per claim 27, Cousin teaches the limitations as stated in independent claim 26.

Cousin does not disclose the method of claim 26 being embodied on a computer program product comprising a computer readable medium bearing a program code, which when processed by a computer, causes the computer to be operated according to the method of claim 26.

However, Tanenbaum teaches that "hardware and software are logically equivalent" and that any hardware apparatus can be simulated in software (Tanenbaum; p. 11, Lines 11 – 13). The advantage of implementing the method disclosed within claim 18 within a machine-accessible medium would have been to exploit the advantages of software-based approaches such as cost or ease of upgrading (Tanenbaum; p. 11, Lines 13 – 15). This advantage would have motivated one of ordinary skill in the art to implement the method disclosed in the body of claim 27 in software as opposed to in hardware.

As per claim 28, Cousin teaches the limitations as stated in independent claim 26.

Cousin does not teach the method of claim 26 being embodied in a computer readable medium bearing a program code.

However, Tanenbaum teaches that "hardware and software are logically equivalent" and that any hardware apparatus can be simulated in software (Tanenbaum; p. 11, Lines 11 – 13). The advantage of implementing the method

Art Unit: 2181

disclosed within claim 18 within a machine-accessible medium would have been to exploit the advantages of software-based approaches such as cost or ease of upgrading (Tanenbaum; p. 11, Lines 13 – 15). This advantage would have motivated one of ordinary skill in the art to implement the method disclosed in the body of claim 28 in software as opposed to in hardware.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to RICHARD FRANKLIN whose telephone number is (571)272-0669. The examiner can normally be reached on M-F.

Art Unit: 2181

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Alford Kindred can be reached on (571) 272-4037. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Richard Franklin /RBF/ Patent Examiner Art Unit 2181

/Alford W. Kindred/ Supervisory Patent Examiner, Art Unit 2181